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Abstract
New applications demand very high processing power when run on embedded systems. Very Long Instruction Word (VLIW)
architectures have emerged as a promising alternative to provide such processing capabilities under the given energy budget. However, in
this new VLIW-based architectures, the register ﬁle is a very critical contributor to the overall power consumption and new approaches
have to be proposed to reduce its power while preserving system performance. In this paper, we propose a novel joint hardware–software
approach that reduces the leakage energy in the register ﬁles of these embedded VLIW architectures. This approach relies upon an
energy-aware register assignment method and a hardware support that creates sub-banks in the global register ﬁle that can be switched
on/off at run time. Our results indicate energy savings in the register ﬁle, after considering the overhead of the added extra hardware, up
to 50% for modern multimedia embedded applications without performance degradation. We illustrate this approach using real-life
applications running on these processors. We also illustrate the tradeoff between the area overhead vs. the gains in the leakage energy for
the different strategies.
r 2007 Elsevier B.V. All rights reserved.
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1. Introduction
In the last years there has been an increase in
computation requirements for embedded systems due to
increasing complexity of new communications and multi-
media standards. As a consequence, this has fostered the
development of high-performance embedded plat-
forms that can handle such high computational require-
ments of these recent complex algorithms, which cannot
be executed in traditional RISC-like embedded processors.
In addition, the continuous time-to-market pressure for
consumer embedded devices has made sure that a
design group can no longer perform a complete redesign
each time a new product needs to be developed. Due to all
these requirements, Very Long Instruction Word (VLIW)
architectures have become a very attractive solution for the
new consumer embedded multiprocessor architectures [1].
As a matter of fact, some platforms from the major
semiconductor vendors (e.g. Philips Nexperia [2], TI
OMAP [3] or ST Nomadik [4]) are already available today.
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Although VLIW-based processors have signiﬁcantly
improved the processing capabilities of embedded systems,
they still must rely on batteries, which puts intense
pressure on achieving high computational performance
(2–10Giga-OPS) at very low power (0.3–2W). Moreover,
as the impact of static power in forthcoming submicron
technologies is growing [5], energy consumption becomes a
critical design metric as well. In fact, the new processors
with multiple processing units that can fulﬁll the needed
performance ﬁgures consume too much power (10–100W)
[6]. Hence, new methodologies that can decrease the power
consumption of current VLIW-based embedded architec-
tures are required.
In these VLIW architectures, a very important factor is
the overall power consumption and achieved performance
of the ﬁnal system. In fact, the correct implementation of
the data transfers in the memory hierarchy and its
organization can represent a variation of up to 70% of
the total power consumed in the system, and up to two
orders of magnitude in performance for dynamic multi-
media systems [7,3]. Moreover, recent research [8] has
shown that the shared register ﬁle is a key contributor of
the total energy consumed in VLIW designs [9] and its
correct management can dramatically affect the perfor-
mance of the ﬁnal system. In addition, it is a clear
processor hotspot due to its size and multiple ports
included to handle the continuous exchanges of informa-
tion with the ﬁrst level of memory caches. Due to these
larger fanout requirements of the cells in the register ﬁles,
the transistors in these devices are usually quite large. This
makes leakage to be quite high. Clustering is one of the
techniques to alleviate this problem. Our experiments show
that for a TI C64x-like core,3 the leakage energy of this
clustered register ﬁle is about 60% of the whole core and
about 15% of the full system on chip.4 Therefore,
reduction of leakage energy in register ﬁles is an important
issue. Technology scaling also worsens these numbers as
gate leakage begins to dominate as we scaled down to 65
and 45 nm devices.
While various techniques have been developed to reduce
the leakage energy in the memories [10–12], there has been
little research in the area of reducing the leakage energy in
register ﬁles. In this paper we introduce a novel joint
hardware–software method for VLIW embedded architec-
tures that aims to reduce the leakage energy consumed in
the register ﬁle. The proposed approach uses an energy-
aware register assignment method in combination of few
extensions of the hardware architecture. This minor
hardware support provides a suitable mechanism to
control the leakage energy consumed in the register ﬁle.
Moreover, our results in a cycle-accurate Coarse-grained
Reconfigurable Instruction Set Processor (CRISP) [13] show
signiﬁcant gains (up to 50%) while running realistic
benchmarks from both the multimedia and wireless
domains. Also, our techniques do not introduce any
performance penalty and only a modest increase in silicon
area.
The remainder of the paper is organized as follows:
Section 2 presents an overview of related work in the area
of VLIW architectures. Then, Section 3 presents the
baseline VLIW architecture modeled in the CRISP frame-
work and Section 4 explains the proposed hardware
extensions for the baseline architecture. Next, Section 5
describes the energy-aware register allocation method used
in our approach. Section 6 presents the experimental
results while running realistic benchmarks that were
considered to illustrate our approach and summarizes the
obtained experimental results achieved. Finally, Section 7
summarizes the major conclusions obtained from our work
and possible future research lines.
2. Related work
Nowadays two major types of processing architectures
are being proposed to achieve low-power processing of
multimedia and consumer applications. First of all, most of
the new low-power embedded platforms (e.g. ST Nomadik
by [4], Philips Nexperia by [2] and TI OMAP by [3]) fall
under the Digital Signal Processing (DSP) paradigm. This
type of platforms is typically customized to handle signal
processing operations efﬁciently. Interesting domain-spe-
ciﬁc commercial DSP processors include processors like TI
C64x series [14] and Coolﬂux NXP PDSL [15]. Second type
includes application-speciﬁc instruction set processors
(ASIPs) [16]. Good examples of commercially available
ASIPs are Altera’s NIOS [17], Tensilica’s Xtensa [18] and
STLx [19].
The academic research performed, like [20,21], has
focused at the problem of identiﬁcation and implementa-
tion of an efﬁcient set of instruction set extensions. Atasu
et al. [22] presents a way to extend the instruction set
based on the energy-efﬁciency ﬁgures of the new instruc-
tions. Even though these two types of architectures
provide reduced power consumption compared to gener-
al-purpose processors, since these are both largely based on
the VLIW paradigm [23], the register ﬁles are usually quite
large and have several ports (although they tend to be
distributed).
In all these previous options of platforms, one key
element that heavily affects their deployed processing
efﬁciency and consumed energy, apart from the register
ﬁle, is the rest of the memory subsystem. Therefore, many
researchers have studied different ways to optimize the
memory bandwidth of the different levels of the on-chip
memory hierarchy taking into account power consumption
apart from performance (see [24,25] for good overviews).
Also, Sahir et al. [26] and Grun et al. [27] propose in their
recent works to exploit the off-chip memory bandwidth of
new dynamic memories in embedded systems, such as
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DRAM and SDRAM memories, by using the compiler/
linker. Additional work in this ﬁeld by Chang et al. [28] and
De La Luz [29] has suggested how to maximize perfor-
mance by distributing the data across the different banks
such that as many accesses as possible can be done in
parallel.
Some techniques like Drowsy Caches, ABB techniques
and other leakage reduction techniques like [11] can be
applied in data caches. Other circuit level approaches also
exist, like [10] which reduces the leakage energy consump-
tion in SRAMS. Some compiler techniques [30] can also be
used to turn off several parts of the processor architecture
based on the instruction schedule. Some other compiler
techniques like [12] exploit the locality of instructions in the
instruction memory to reduce the leakage energy con-
sumption. All these techniques are complementary to the
proposed approach.
However, even though the memory hierarchy has been
already largely studied, work related to the register ﬁle
has started only recently. In high-performance processors
research devoted to deﬁning mechanisms that decrease the
energy of multiported register ﬁles can be found. Regard-
ing the hardware approaches to the problem, Zyuban and
Kogge [31] have studied the complexity of shared register
ﬁles and Scznec et al. [32] and Zyuban and Kogge [33] have
proposed distributed schemes and techniques to split the
global microarchitecture into distributed clusters with
subsets of the register ﬁle and functional units. Similarly,
other works like [34] have studied the beneﬁts of multilevel
register ﬁle organizations. Conversely, Park et al. [35]
present other techniques that retain the idea of a
centralized architecture, but the register ﬁle is split into
interleaved banks, which reduces the total number of ports
in each bank. In a more general context, Koen et al. [36]
have proposed efﬁcient voltage scaling techniques accord-
ing to the application’s behavior, which can efﬁciently
reduce the overall power consumption of the system. Most
of these techniques are complementary to the proposed
technique as they are applied at a different abstraction or
on other parts of the system. To the best of our knowledge,
we are not aware of techniques that reduce the leakage
energy of the register ﬁle at the register allocation level with
little hardware overhead.
In addition, from the software viewpoint, several
approaches have been proposed to alleviate the problem
of the register ﬁle. In the last years, several software
pipelining strategies to distribute the use of the register ﬁle,
targeted at reducing memory pressure in VLIW systems,
have been outlined [37,38]. Also, Ayala et al. [39,40] have
recently presented different compiler techniques, including
complex register renaming, to reduce the energy spent in
the register ﬁle of in-order processors. Nevertheless, such
techniques were not aimed to enable the use of voltage
scaling mechanisms in multiprocessor environments, as we
introduce in the present approach.
3. Initial VLIW architecture
In this work, we have used the compilation and
simulation capabilities provided by the CRISP framework
[13]. It is a re-targetable compiler and simulator framework
based on Trimaran [41], which is cycle accurate. The
baseline architecture described by CRISP consists of a
selectable number of processing elements as in VLIW
processors, with a coarse-grained reconﬁgurable logic that
can be adapted to each desired DSP instruction set to be
simulated. Furthermore, this framework also enables data
and instruction clustering. The overall architecture of the
VLIW processor used in this paper is shown in Fig. 1.
As Fig. 1 indicates, it includes a main processor core and
a coarse-grained reconﬁgurable logic, which is divided into
slices or clusters. The main processor core can be any type
of processor (RISC or a multiissue VLIW) and it is
included in the CRISP template architecture. Such a
template is needed to execute realistic applications where
the control-dominated part of the application can be in the
main processor and the ILP-rich part of the application can
be run parallely in the remaining units. In our simulated
architecture the main processor core is a simple single-issue
RISC core, but it is not relevant in our simulations since in
our case studies they form an insigniﬁcant proportion of
total operations compared to DSP-like or loop operations.
For the loop-dominated part of the application, they are
mapped on the other clusters.
The different clusters allow extensive customization of
the VLIW processing units for the desired instruction set to
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be used in the simulated architecture within CRISP. In
each cluster, an instruction can be issued every clock cycle.
Regarding interconnections, different functional units
(FUs) in a cluster read/write data from/to the main shared
register ﬁle. In case of clustered register ﬁles, an explicit
inter-cluster operation is used to transfer the data from one
cluster to another. The load/store operations take place
from the L1 Data memory to the register ﬁle. The RISC
core and the different clusters read their instructions from
the level 1 instruction cache and/or a loop buffer. The loop
buffer is used when the processor is running a loop-
dominated code and the instructions are fetched from the
L1 Instruction Memory. For further details on the loop
buffer and its operation, the reader is referred to [42]. Both
types of caches (data and instruction) are connected to a
uniﬁed level 2 cache, which is in turn connected to an
external memory.
As we have previously mentioned, the full system is
divided into clusters (e.g. in Fig. 1 two clusters are
depicted). Each FU in a cluster can consist of a set of
processing elements like ALUs, shifter, multiplier or
memory unit. The choice of which type of processing
elements are added to each of the FU slots is left to the
user. For the experiments we have assumed a homogeneous
set of processing elements (i.e. each FU has all types of
processing elements).
In addition, each cluster is typically associated with an
instruction cluster. A data cluster implies that a set of FUs
use a common register ﬁle. Fig. 1 shows two data clusters,
where each cluster contains three functional units. Next, an
instruction cluster is formed by using a distributed
instruction buffer (also called loop buffer [42,43]) across
multiple-issue slots of the VLIW processor. Fig. 1 also
shows two instruction clusters. In fact, all the units of one
data cluster can access the data register ﬁle in that cluster.
However, accessing data from another data cluster (i.e.
another local register ﬁle) is relatively costly since it
requires an explicit inter-cluster copy operation to transfer
the data from the source data cluster to the destination
data cluster. In contrast, one data cluster with all the
functional units can access any data present in that register
ﬁle. Therefore, in order to provide enough bandwidth for
all these potential concurrent accesses, our baseline
architecture includes two read and one write port of the
register ﬁle, which are allocated to each slot of the VLIW
processor. All functional units in one slot are connected to
these three ports via a full crossbar.
4. Register ﬁle hardware modiﬁcations
The baseline architecture described by CRISP [13] has
been extended to support the power reduction mechanisms
proposed in this paper. These modiﬁcations are described
in the following paragraphs. Moreover, these architectural
modiﬁcations enable the use of voltage scaling techniques
to reduce power consumption in the register ﬁle by turning
down the voltage power supply of the unused areas of this
device.
First, the register ﬁle shared among all processing
elements has been split into several banks, which can be
independently accessed by the functional units. Then, a
Dynamic Voltage Scaling (DVS) technique is applied to
turn the unused banks into a low-power state and thus save
as much energy as possible in the system.
Turning memory devices into a low-power state has been
proposed before in the literature for different objectives. In
fact, previous research has focused on turning off unused
memory banks (or other resources) by gating the power
source. However, when the objective is a memory device,
the cost of recovering the lost information could hide any
power saving or, at least, represent a very signiﬁcant time
penalty. For example, there is an extra cost to load the data
from the main memory. Moreover, when working with the
register ﬁle, there is no way to recover data from memory
without extra accesses to the cache. For register ﬁles,
various authors have suggested that turning these unused
registers into a low-power state (drowsy state), the power
consumption can be reduced to a minimum without data
loss [44].
As a result, the information in a memory cell is preserved
while it is in the drowsy state. However, the data line must
be restored to a high-energy mode before its contents can
be accessed. One circuit technique for implementing
drowsy memory devices is Adaptive Body-Biasing with
Multi-Threshold CMOS (ABB-MTCMOS), where the
threshold voltage is dynamically increased to yield reduc-
tion in leakage energy. This leakage reduction technique
requires that the voltages of the N-well and of the power
and ground supply rails are changed whenever the circuit
enters or exits the drowsy mode. Since the N-well
capacitance of the PMOS devices is quite signiﬁcant, this
increases the energy required to switch the memory cell to
high-power mode and can also signiﬁcantly increase the
time needed to transition to/from drowsy mode. A more
efﬁcient approach to achieve the drowsy state is proposed
by Flautner et al. [45], where a DVS technique is exploited
to reduce static power consumption. In fact, due to short-
channel effects in deep-submicron processes, leakage
current is signiﬁcantly reduced with voltage scaling. Thus,
the combined effect of reduced leakage current and voltage
yields a dramatic reduction in leakage power. This is the
solution used in our approach to reduce energy consump-
tion.
The method proposed by Flautner et al. utilizes DVS to
reduce the leakage power of cache cells. By scaling the
voltage of the cell to approximately 1.5 times Vth, the state
of the memory cell can be maintained. Due to the short-
channel effects in high-performance processes, the leakage
current will dramatically reduce with voltage scaling. Since
both voltage and current are reduced in DVS, a dramatic
reduction in leakage power can be obtained. Since the
capacitance of the power rail is signiﬁcantly less than the
capacitance of the N-wells, the transition between the two
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power states occurs more quickly in the DVS scheme than
the ABB-MTCMOS approach. Possible disadvantages of
the drowsy circuit are increased susceptibility to noise and
the variation of Vth across process corners. The ﬁrst
problem may be corrected with careful layout because the
capacitive coupling of the lines is small. The second
problem, variation of Vth, may be handled by choosing a
conservative VDD value.
Fig. 2 shows the modiﬁed register ﬁle cell used to support
the drowsy state. As can be observed, the dual power
supply is switched to low VDD when the cell is in drowsy
state. It is necessary to use highVth devices as pass
transistors because the voltage on bit lines could destroy
the cell contents. Before a register cell can be accessed, the
power supply has to be switched to high VDD to restore the
contents and allow the access. An extra read_enable/
write_enable gating circuit assures the memory cell is not
accessed (i.e. read or written) while being in drowsy state.
Furthermore, the register ﬁle architecture is split into
independent banks and each subbank counts with the
additional logic required to implement the DVS state. Since
the low-power consumption state is selected for the whole
bank instead of a speciﬁc register, the overhead of the
control logic is greatly minimized. While the above
mentioned technique is one of the techniques of imple-
menting turning off the register ﬁle banks or making them
drowsy, other methods can also be used. The proposed
technique can be used independent of the exact circuitry
used for making the register ﬁle banks drowsy.
The previously described hardware is now exposed to the
compiler to be taken advantage of. The compiler can now
power up banks of registers in the register ﬁle when they
are needed by the processing elements. In normal execution
of the system, most banks of the shared register ﬁle are
kept in a low-power state thanks to our modiﬁed register
assignment implemented in the compiler. In fact, only
when needed, the register ﬁle banks are powered up to
fulﬁll the register demands of the code, without perfor-
mance degradation.
5. Energy-aware compilation
The complete hardware architecture depicted in the
previous section is exploited in our approach thanks to the
design of an extended energy-aware compiler. The exten-
sions to exploit this hardware has been added to the
compiler included in the CRISP framework.
The register assignment is the phase of any compiler that
determines which register/s to use for each data element in
the Data Flow Graph (DFG). As a matter of fact,
computer architectures (out-of-order processors) can de-
stroy this ﬁrst assignment by means of a hardware
mechanism designed to avoid hazards, namely using
register renaming, as was studied by Ayala et al. [39]. Since
there is no register renaming done in our architecture, this
is not an issue for the proposed technique.
Traditionally, the register assignment algorithm has been
designed to choose registers from the whole pool of free
registers without any other constraint. In the case of
Trimaran, as in many other compilers, when it tries to
assign an architectural register to the instruction operands,
it retrieves the ﬁrst available register from a First Input
First Output (FIFO) list of free registers. In fact, the order
of the registers inside the list is not representative of the
underlying physical architecture. Moreover, since Trimar-
an does not consider any constraint on assigning the
registers, they are selected from the FIFO without a
particular order. Therefore, the assigned registers can easily
come from different register ﬁle banks if no modiﬁcation to
the register assignment algorithm is accomplished.
The register assignment policy we have implemented in
the compiler modiﬁes the aforementioned traditional
assignment of Trimaran by promoting every operand in
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the instruction to the same register ﬁle bank. With this
modiﬁcation, most of the registers are selected from the
ﬁrst bank in the register ﬁle and the other banks can be
kept in the low-power state by turning down the voltage
power supply. If the register pressure increase, registers
may then be allocated from the next bank and so on.
The structure of the algorithm followed by the compiler
to assign the architectural registers is shown in Fig. 3. First,
the ﬁrst available register in the list of free registers is
selected. This register is double-checked to be free and not
system-reserved. Then, it is compared to the registers
assigned to the other operands of the instruction and other
instructions in that Basic Block. If the register ﬁle bank for
the operand under assignment does not match any of the
other operands of the instruction, this register is discarded
and the procedure is repeated until a register belonging to
the same bank is found. When the register is selected, the
liveness of the register is calculated and the annotation is
generated. It is important to notice that the compiler
technique is not dependent on the size of banks. This is
further illustrated in Section 6.
6. Experimental results
We have applied the proposed method to several case
studies that represent different modern multimedia, wire-
less and encryption application domains from the Media-
Bench benchmark suite [46] and other realistic multimedia
and wireless applications. The following benchmarks were
used:
 adpcm_decode: this benchmark performs adaptive dif-
ferential pulse code demodulation, which is a very
simple audio decoding algorithm particularly suited for
embedded systems.
 g721_decode: it is a reference implementation of the
CCITT (International Telegraph and Telephone Con-
sultative Committee) for the G.721 voice decompression
standard.
 mesa_texgen: it is an implementation of the Mesa 3D-
graphics library clone of OpenGL. In our application, it
is used to generate a texture mapped version of the Utah
teapot. All display output functions were removed from
the library due to the lack of support in CRISP for this
type of I/O operation.
 aes: this benchmark is an implementation of the
Advanced Encryption Standard (AES), also known as
‘‘Rijndael’’. It is a block cipher that uses a ﬁxed-block
size of 128 bits and a key size of 128, 192 or 256 bits. It
has been adopted since 2001 as an encryption standard
and is used worldwide today.
 blowfishencode: it is an implementation of the popular
royalty-free block encryption algorithm, designed by the
highly respected cryptographer Bruce Schneier. The
blowﬁsh encoder encrypts and decrypts in 64-bit blocks,
and can use a key length of up to 448 bits.
 epic: this benchmark is an image compression utility that
uses a bi-orthogonal critically sampled dyadic wavelet
decomposition and a combined run-length/ Huffman
entropy coder. It has been designed speciﬁcally for
embedded systems to enable fast decoding without
ﬂoating-point hardware.
 sha: it is an implementation of the Secure Hash
Algorithm (SHA-1 Hash) for use in the Secure Hash
Standard (SHS), which can be used to generate a
condensed representation of a message called a message
digest. It produces a 160-bit hash and there are no
known attacks against it, making it very convenient for
inter-communication between wireless embedded term-
inals.
 mpeg2decode: it is an implementation of the decoder of
the MPEG2 standard for digital video transmission. In
this case, the most important kernel inside the applica-
tion is the inverse cosine transform and motion
estimation, which is a highly parallel operation.
 wcdma-transmit: this benchmark is an implementation
of wideband CMDA transmit algorithm which is one of
the newer 3G standards. The data rate for the transmit is
2Mbps. The most important part of the algorithm (from
proﬁling) is the ﬁlter phase in the algorithm.
 wcdma-receive: this benchmark corresponds to the
receiver end of the above wideband CMDA. The
important part of this algorithm is also the ﬁlter phase
and the Viterbi decoder as well.
All these benchmarks are largely loop-execution domi-
nated, like most embedded applications. For this reason, the
algorithm and our shown results focus on the registers
assigned inside loops in the VLIW processing part of the
system, which account for the largest part of the energy
consumed (both dynamic and leakage), and do not consider
the scalar registers in pure-control part of the application.
The CRISP framework detailed in Section 3 was used to
simulate a VLIW processor. The processor chosen for our
simulations was a 32-bit, 4 issue VLIW processor. Further
exploration of the optimal number of slots for the VLIW
platform is outside the scope of this paper, but the
technique proposed can be still used for wider VLIWs
and also for clustered register ﬁle. In case of the clustered
register ﬁle, care must be taken such that each of the
clusters are handled together. The register ﬁle was
considered to have 12 ports (eight read and four write),
64 entries deep. This size of register ﬁle is fairly
representative of embedded systems. The TI’s
TMS320C64x series has such sized register ﬁles. Various
banking strategies were chosen for exploration: 16, eight,
four and two banks. The 90 nm leakage model proposed by
Raghavan et al. [47] was used for the different register ﬁle
architectures considered.
When the benchmark compilation process has ﬁnished in
the CRISP framework, the percentage of utilization of the
register ﬁle was obtained from the generated trace of the
annotated code. Therefore, using this information obtained
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during the power-aware register assignment, the resulting
energy savings can be calculated for each of the banking
strategies.
Let us ﬁrst consider the simplest possible partition with
respect to the extra hardware overhead and its complexity
for the management of the register ﬁle, namely, when the
register ﬁle is divided into two banks. The leakage energy
savings obtained for the different banking schemes are
shown in Fig. 4. The results shown for each benchmark
using our proposed hardware/software approach have been
normalized to the baseline architecture considered where
all the banks of the register ﬁle are switched on during the
complete execution of the program. Firstly, we can observe
that even with such a simple two-banked register ﬁle, the
leakage energy of some benchmarks can be reduced by a
50% when one bank is turned to low-power mode roughly
during the whole execution. In the case of some bench-
marks like the mpeg2decode, mesa_texgen, aes, blowfish,
after a careful analysis of the compilation and simulation
results, we could verify that these application put an
extremely high pressure in the register ﬁle. Hence, almost
all the registers are indeed used to the fullest extent during
the whole execution and no bank could be turned off.
Next we can consider the case when a larger number of
banks are introduced in the register ﬁle (say four, eight and
16 banks). Fig. 4 also shows the case when four, eight and
16 banks are used. Once again the gains are normalized to
the case when all the banks in the corresponding banked
architecture are active. It can be seen that, as the number of
banks deﬁned for the register ﬁle increases, the gains
increase as well in most of the studied embedded
applications, since they do not use a large number of
simultaneous registers. Thus, more banks can be turned to
low-power mode. In addition, after a careful study of the
results, we can observe that the benchmarks that beneﬁt
more from the eight-banked partitioning of the register ﬁle
are the embedded multimedia applications. Moreover,
adpcm_decode shows that even though it requires a
signiﬁcant amount of main memory to process the
incoming audio (in our experiments up to 1MB), it puts
very little register pressure. Also benchmarks like wcdma_-
transmit and wcdma_receive, which have very high-perfor-
mance constraints, require only a few number of registers.
Hence, they enormously beneﬁt from the increase in the
number of banks considered for the register ﬁle. Con-
versely, the benchmarks from the cryptography domain
(e.g. blowfishencode, sha, etc.) utilize more registers
concurrently and do not show any improvement till 16
banks are used. In the case of the mpeg2decode benchmark,
the register requirement is up to 59 registers and hence the
gains from the proposed leakage saving strategy comes in
only when 16 banks are used and one bank can be switched
off.
Finally, the previously described trends of beneﬁts
achieved by bank-partitioning in the total energy con-
sumed of the register ﬁle for both types of application
domains are illustrated in Fig. 4. It shows, as has been
already mentioned, that the eight-banked conﬁguration
saves more energy than the two-banked and four-banked
options since it keeps a larger area of the register ﬁle in the
low-power state. On the other hand, this conﬁguration
presents more overhead of extra logic needed to turn the
banks into the low-power state. However, this extra logic
has been found to be quite simple. As a result, the gains
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achieved due to the low-power state at run time of a very
signiﬁcant part of the register ﬁle overcomes the energy
overheads of the extra logic. Therefore, most of the studied
benchmarks still beneﬁt from partitioning the register ﬁle in
eight banks.
The banking approach of the register ﬁle also comes with
an extra overhead of decoders which are needed to
determine which banks have to be activated for the read/
write. The corresponding hardware was also synthesized
and simulated in the same technology as in [47]. The
ARTICLE IN PRESS
0
200
400
600
800
1000
1200
0 2e-06 4e-06 6e-06 8e-06 1e-05 1.2e-05 1.4e-05 1.6e-05 1.8e-05 2e-05 2.2e-05
A
re
a
 O
v
e
rh
e
a
d
 o
f 
b
a
n
k
in
g
 (
u
m
2
)
Leakage Energy (J)
Area-Leakage Power Pareto Tradeoffs for ADPCM Decode
adpcm_decode
Fig. 5. Pareto tradeoff between leakage energy and area overhead for ADPCM decode.
0
200
400
600
800
1000
1200
0.0004 0.0006 0.0008 0.001 0.0012 0.0014 0.0016 0.0018 0.002 0.0022
A
re
a
 O
v
e
rh
e
a
d
 o
f 
b
a
n
k
in
g
 (
u
m
2
)
Leakage Energy (J)
Area-Leakage Power Pareto Tradeoffs for wcdma receive
wcdma_receive
Fig. 6. Pareto tradeoff between leakage energy and area overhead for WCDMA receive.
D. Atienza et al. / INTEGRATION, the VLSI journal 41 (2008) 38–48 45
Author's personal copy
overhead in terms of energy is negligible compared to the
energy consumption of the register ﬁle itself and hence is
not taken for the cost. The area overhead however may be
important. Also, as we increase the number of banks the
decoder complexity also increases.
Based on the benchmark used the gains in the leakage
energy are different. Figs. 5–7 show the leakage energy vs.
area overhead pareto curve for the different banking
strategies. While designing the complete system, the design
can appropriately make a decision based on these trade-
offs. Each point on the curve represents a banking strategy
(say no banking, two banks, four banks, etc.), when the
proposed technique is applied. It can also be observed from
these curves that the gains in leakage energy as we increase
the number of banks follow a diminishing return.
Also there is an overhead in terms of dynamic energy for
turning on and off these banks (this would include the
instructions and extra hardware required for a DVS
mechanism, etc). This overhead was also evaluated, on
average over all the benchmarks, the dynamic energy
overhead was about 5% of the total leakage energy.
Therefore, this implies that such a technique would be
useful provided the leakage energy gains are greater than
5% which is the case in most of the benchmarks.
7. Conclusions
Emerging consumer applications demand a very high-level
of performance in the next generation of low-power
embedded devices. Therefore, new techniques and mechan-
isms that can provide solutions for an efﬁcient mapping of
these complex applications in such platforms are in great
need. One of the most important factors of power consump-
tion and performance penalty is the shared register ﬁle
between all processing units. In this paper we presented the
applicability of a new set of architectural extensions to enable
the use of subbanks in the register ﬁle, which achieves
signiﬁcant reductions in the leakage energy of this device in
VLIW processors. Our results indicate that this new integral
approach enables up to a 50% reduction of the energy
consumed in the register ﬁle for realistic multimedia, wireless
network and cryptography applications without introducing
performance penalties. We also illustrate the pareto trade-off
between the area overhead vs. the leakage energy savings for
the different strategies proposed.
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